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Nanoengineered Curie Temperature in Laterally-patterned Ferromagnetic
Semiconductor Heterostructures
K. F. Eid, B. L. Sheu, O. Maksimov, M. B. Stone,∗ P. Schiffer, and N. Samarth†
Dept. of Physics and Materials Research Institute,
The Pennsylvania State University, University Park PA 16802
We demonstrate the manipulation of the Curie temperature of buried layers of the ferromagnetic
semiconductor (Ga,Mn)As using nanolithography to enhance the effect of annealing. Patterning the
GaAs-capped ferromagnetic layers into nanowires exposes free surfaces at the sidewalls of the pat-
terned (Ga,Mn)As layers and thus allows the removal of Mn interstitials using annealing. This leads
to an enhanced Curie temperature and reduced resistivity compared to unpatterned samples. For a
fixed annealing time, the enhancement of the Curie temperature is larger for narrower nanowires.
PACS numbers: 75.50 Pp, 75.75.+a, 81.16.-c
Heterostructures derived from the ferromagnetic semi-
conductor (Ga,Mn)As are important for studying spin-
dependent device concepts1,2,3,4,5 relevant to semicon-
ductor spintronics.6,7,8 In contrast to metallic ferromag-
nets where crystalline defects rarely affect the magnetic
ordering temperature, it is now well established that
Mn interstitial defects – double donors that compensate
holes – play a key role in limiting the hole-mediated
Curie temperature (TC) of (Ga,Mn)As to below 110 K
in as-grown samples.9 In thin (Ga,Mn)As epitaxial lay-
ers, post-growth annealing10,11 drives Mn interstitials to
benign regions at the free surface where they are pas-
sivated, resulting in significant increases in both the
hole density (p) and TC (which can be as high as 160
K).12,13,14 Such values of TC should in principle allow
the fabrication of proof-of-concept spintronic devices op-
erating above liquid nitrogen temperatures. Unfortu-
nately, the annealing-induced enhancement of TC is al-
most completely suppressed in heterostructure devices
containing buried (Ga,Mn)As layers.15,16 In this Letter,
we describe a nanoengineered solution to this problem:
lithographic patterning of (Ga,Mn)As heterostructures
into nanowires. Such patterning opens up new path-
ways for defect diffusion to free surfaces at the sidewalls,
and thus restores the annealing-enhanced TC to buried
(Ga,Mn)As layers. These results suggest novel routes to-
wards the flexible fabrication of (Ga,Mn)As-based spin-
tronic devices with relatively high TC.
Laterally-patterned wires are fabricated from
GaAs/(Ga,Mn)As/GaAs heterostructures grown by
molecular beam epitaxy on epiready semi-insulating
GaAs (100) substrates. Crystal growth conditions are
identical to those described in an earlier publication.15
The samples consist of a 5 nm thick low temperature
GaAs buffer layer, followed by a (Ga,Mn)As layer
(∼ 6%Mn, thickness of 15 nm or 50 nm) and finally a
low temperature grown 10 nm GaAs capping layer. The
data shown are for 50 nm thick magnetic layers, but the
results were qualitatively the same for the 15 nm thick
samples. We pattern these samples into wires that are
approximately 4 µm long and with two different widths
(1 µm and 70 nm) using electron beam lithography
followed by lift off and dry etching.
For the patterning process, the samples are first spin
coated with a bilayer of about 400-nm-thick electron-
beam resist P(MMA-MAA) copolymer/PMMA with
molecular weight of 950. The desired patterns are defined
on the sample using direct-write electron-beam lithogra-
phy at electron energy of 100 keV. After development
of the resist in MIBK:IPA 1:1 solution, a metallic layer
of either 45 nm Al or Al/Au is deposited on the sam-
ple using thermal evaporation. Using standard lift off
techniques, we then obtain metal wires that serve as a
hard mask for the subsequent chlorine-based dry etch-
ing process. After dry etching, for samples with an Al
mask, the metal layer is dissolved in CD-26 photoresist
developer, leaving just the semiconductor nanowire; for
samples with an Al/Au mask, the metal is retained on
portions of the sample. We note that in the latter case
the undoped GaAs capping layer serves as an insulator
that prevents the shunting of current through the metal
during the measurement.17 Figures 1 (a) and (b) show
plan view SEM images of patterned nanowires. Three
identical rows of wires are patterned on each wafer: one
set is measured as-grown and patterned, while the other
two sets are annealed after patterning at 190◦C for 5
hours.
We probe the ferromagnetic phase transition in single
wires using four probe measurements of the temperature-
dependent resistivity ρ(T ); it is well-established7,8
that ρ(T ) shows a well-defined peak close to TC in
(Ga,Mn)As, especially for samples with TC < 100 K. For
higher TC, the peak is less well-defined but still yields
a reasonable estimate of the ordering temperature (typi-
cally an overestimate of ∼ 10K). In addition, we measure
the temperature-dependence of both the magnetization
(using a commercial superconducting quantum interfer-
ence device (SQUID) magnetometer) and the resistivity
in macroscopic pieces of the parent wafers (using the van
der Pauw method).
Figure 2 (a) shows the magnetization as a function of
temperature for both as-grown and annealed (∼ 5mm2)
pieces of a GaAs/50 nm (Ga,Mn)As/10 nm GaAs het-
erostructure. As found in earlier studies,15 the cap layer
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FIG. 1: SEM images of nanowires patterned along two differ-
ent crystallographic directions: (a) [110] and (b) [010].
completely suppresses any annealing-induced enhance-
ment of TC. This suppression of the annealing effect has
been attributed to the formation of a p-n junction at
each of the two GaAs/(Ga,Mn)As interfaces as some Mn
interstitials (double donors) initially diffuse across the
boundaries into GaAs.14,15 The resulting Coulomb bar-
rier is expected to strongly inhibit the further diffusion
of Mn interstitials from the bulk of the (Ga,Mn)As layer
towards the interfaces. The temperature-dependence of
the sample resistance is in complete agreement with the
magnetization measurements. Figure 2(b) shows Van
der Pauw measurements of ρ(T ) for a macroscopic mesa
(1mm × 2mm); the peak of ρ(T ) does not change upon
annealing. In addition, there is no significant reduction
in the resistivity of the sample with annealing, indicating
that the hole density has not changed.
Lateral patterning produces distinctly different behav-
ior. Figure 3(a) shows the temperature-dependent resis-
tivity for a 1µmwide wire patterned along the [110] direc-
tion. The data are shown for both an as-grown wire and
one annealed at 190◦C for five hours. The data indicate
that annealing results in a slight increase in TC, accompa-
nied by a slight increase in the resistivity of the sample.
These observations suggest that annealing induces mod-
est diffusion of Mn interstitials to the free surfaces at
the sidewalls of the wire. The diffusion coefficient (esti-
mated to be D ∼ 100nm2/hr at ∼ 190◦C14) is simply not
large enough to allow significant removal of Mn intersti-
tials from the bulk of the 1µm wide wire within the five
hours annealing time. There is however some alteration
of the defect states, as indicated by the small increase
in the high temperature resistivity; we do not have an
explanation for this observation but note that a similar
5.0
4.5
4.0
3.5
3.0
l(
m
1-
c
m
)
300250200150100500
T (K)
 Annealed
 As-grown
(b)
30
25
20
15
10
5
0
M
 (
e
m
u
/c
m
3
)
 Annealed
 As-grown
H = 50 Oe
 (In-plane)
(a)
FIG. 2: (a) Magnetization versus temperature for macro-
scopic pieces (area of ∼ 5mm2) of as-grown and annealed
GaAs/(Ga,Mn)As (50 nm)/ (10 nm) GaAs heterostructure.
The data are measured in a magnetic field of 50 Oe in-plane
upon warming after field cooling at 10 kOe. The sample is
annealed at 190◦C in ultrahigh purity nitrogen gas (5N) for
5 hours. The data show that TC is not affected by anneal-
ing. (b) Resistivity versus temperature (measured in van der
Pauw geometry) for a 1 mm × 2 mm mesa patterned from
the same wafer as in (a).
effect has been seen in previous studies of long anneals,
albeit at higher annealing temperatures.11 Figure 3 (b)
shows the effect of annealing for a 70 nm wide nanowire
(also patterned along [110]). Here, annealing produces a
striking increase in TC of almost 50 K, accompanied by
a correspondingly significant decrease in the resistivity
of the wire. Both these observations strongly suggest the
successful removal of the Mn interstitials from the bulk of
the (Ga,Mn)As nanowire. Lateral diffusion of the Mn in-
terstitials provides the most likely explanation for these
observations. We note that the time and length scales
for diffusion observed in our experiments (∼ 35 nm in
5 hours) are consistent with earlier low-temperature an-
nealing studies of (Ga,Mn)As epilayers.14
It is important to examine whether defect-diffusion
may depend on the crystalline direction and/or the na-
ture of the free surface where the interstitials eventu-
ally reside. We hence pattern four nanowires (each with
70 nm width), along the principal cubic directions (
[110],[100],[110] and [010]). All four nanowires are an-
nealed under identical conditions (190◦C for 5 hours).
The results are shown in Fig. 3(c) and indicate that at
least for the processing and annealing protocol followed
in this study defect diffusion does not vary significantly
with crystalline direction.
In summary, we have shown that nanolithography al-
lows the engineering of defect diffusion pathways, hence
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FIG. 3: Temperature dependence of the (four-probe) resis-
tivity for as-grown and annealed single wires of (a) 1 micron
width and (b) 70 nm width. Both sets of wires are patterned
along the [110] direction. Plot (c) shows the same measure-
ments for four individual 70 nm wires patterned along differ-
ent crystalline orientations. All wires are patterned from the
same wafer used in Fig. 2, and the annealing conditions are
identical to those used in Fig. 2.
providing a means of tailoring impurity-controlled mag-
netism in ferromagnetic semiconductor heterostructures.
Areas with different TC and resistivity can be made on
the same wafer simply by having different feature sizes.
Smaller features have a higher Curie temperature and
lower resistivity. Although we do not observe any obvi-
ous crystalline anisotropy in the diffusion constant of the
Mn interstitials, such directional dependence may still ex-
ist and may be revealed by in situ resistance monitoring
while annealing the nanowires. Our findings augur well
for prospects of designing (Ga,Mn)As-based spintronic
device heterostructures such as magnetic tunnel junc-
tions with TC well above 77 K. In addition, systematic
studies of annealing of nanowires of differing width may
provide new insights into ongoing controversies about the
microscopic details of the diffusion and passivation of Mn
interstitials in (Ga,Mn)As.18
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